754

# A Monolithic 0.18µm 4GHz CMOS Frequency Synthesizer

## Wu Xiushan\*, Huan Changhong, Lv Wei, Hu Ming, Li Qing

College of Electrical & Mechanical Engineering of China Jiliang University, Hangzhou 310018, China \*Corresponding outhor, e-mail: wuxiushan@cjlu.edu.cn

#### Abstract

A 4 GHz PLL (phase-locked loop)-type frequency synthesizer has been implemented in the standard 0.18µm mixed-signal and RF 1P6M CMOS technology. It integrates a VCO, a dual-modulus prescaler, PFD, a charge pump, a control logic, various digital counters and digital registers onto a single chip. With the help of the linear model of the loop, the design and optimization of the loop parameters are discussed in detailed. The measured results show that the locked range was 4096-4288 MHz and the phase noise could reach -117 dBc/Hz at 1MHz offset from the carrier 4.154 GHz, the output power is about -3 dBm. The chip area is 0.675 mm×0.700 mm. The DC power consumption of the core part is about 24 mW under 1.8 V supply.

Keywords: frequency synthesizer; VCO; PFD; CP; phase noise

## Copyright © 2013 Universitas Ahmad Dahlan. All rights reserved.

#### 1. Introduction

Frequency synthesis is a process generating lots of the same stable and precise discrete frequency by reference signal source with one or more frequency stability and very high accuracy through the frequency domain linear operation. It is widely used in communication, navigation, radar and measuring equipment. Use frequency synthesis technology made a signal source called frequency synthesizer, which is the key modules in the research of analog RF transceiver system. There are three common realization approaches: direct frequency synthesis, phase lock loop type frequency synthesizer is widely used in RF communication system [1, 2].

## 2. Transceiver architecture and Frequency Plan

The architecture and frequency plan of the RF transceiver play an important role in the complexity and performance of the overall system. The simplified block diagram of a zero-second-IF dual-conversion transceiver is shown in Figure 1. The use of this architecture, the LO\_IF is generated from the LO\_RF using a divide-by-four counter, eliminates the need for two synthesizers and improves the transmitter's image rejection [3].

The frequency synthesizer generates the quadrature 1 GHz and 4 GHz LO frequencies used for the mixers in the receiver and transmit chains. Figure 2 shows a block diagram of the frequency synthesizer, which is made up of a phase frequency detector (PFD), a charge pump (CP), a low pass filter (LPF), a VCO, and a down scaling circuit. The frequency band at 4 GHz is generated by the VCO, and the quadrature 1 GHz LO signals are obtained by the frequency divider working at divided-by-4 in the down scaling circuit, then K=4. In this PLL system, the down scaling circuit consists of three parts: a synchronous frequency divider working in the divide-by-4 mode, a dual-modulus prescaler (DMP), and a programmable & plus swallow divider made up of counter-M and counter-A. The DMP divides the output by P+1 until counter-A counts up to A. At this point it switches over and divides by P until counter-M counts up to M.

In the proposed frequency synthesizer, K=4, P=8, M=32, and A can be set between 3 and 10 in the programmable & plus swallow divider. Then the two counters are reset, and DMP switches back to divide-by-(P+1) at the same time. The total division ratio of the down scaling circuit is:

$$N = K(PM + A)$$

(1)





Figure 1. Simplified RF Transceiver Architecture

Figure 2. Block Diagram of PLL Frequency Synthesizer

## 3. Behavioral Simulations

The proposed CPPLL type frequency synthesizer can be modeled as a linear system. Figure 3 gives the linear model of CPPLL type frequency synthesizer. The PFD and CP are combined as one block, IP is the current of the charge pump and  $K_d$  is the gain of the block ( $I_p/2\pi$ ). The VCO is an ideal integrator with gain  $K_V$ , and the transfer function of the LPF is defined as F(s). In order to reduce the chip area, a passive third-order loop filter for the frequency synthesizer is used and realized by off-chip components.

For the third-order passive loop filter, usually,  $C_3 << C_1$ ,  $C_2$ , the transfer function of the filter is simplified:

$$F(s) \approx \frac{1}{C_{\text{total}}} \frac{1 + s\tau_2}{s(1 + s\tau_1)(1 + s\tau_3)}$$
(2)

where  $C_{\text{total}} = C_1 + C_2 + C_3$ ,  $\tau_1 = R_2 \frac{C_1 C_2}{C_1 + C_2}$ ,  $\tau_2 = R_2 C_2$ ,  $\tau_3 = R_3 C_3$ .

The PLL open-loop gain  $H_0(s)$  is

$$H_{o}(s) = \frac{K_{v}I_{p}}{2\pi NC_{\text{total}}} \frac{1 + s\tau_{2}}{s^{2}(1 + s\tau_{1})(1 + s\tau_{3})}$$
(3)

The closed-loop transfer function H(s) is

$$H(s) = \frac{NH_{o}(s)}{1 + H_{o}(s)} = \frac{\frac{K_{v}I_{p}}{2\pi C_{\text{total}}}(1 + s\tau_{2})}{\tau_{1}\tau_{3}s^{4} + (\tau_{1} + \tau_{3})s^{3} + s^{2} + \frac{K_{v}I_{p}\tau_{2}}{2\pi NC_{\text{total}}}s + \frac{K_{v}I_{p}}{2\pi NC_{\text{total}}}}$$
(4)

For simplicity, we ignore these high terms which are smaller than lower order terms. So the simplified second-order expression is

$$H(s) \approx \frac{\frac{K_{\rm v}I_{\rm p}}{2\pi C_{\rm total}}(1+s\tau_2)}{s^2 + \frac{K_{\rm v}I_{\rm p}\tau_2}{2\pi N C_{\rm total}}s + \frac{K_{\rm v}I_{\rm p}}{2\pi N C_{\rm total}}}$$
(5)

Therefore, the damping factor and natural frequency:

$$\zeta = \frac{\tau_2}{2} \sqrt{\frac{K_v I_p}{2\pi N C_{\text{total}}}}$$
(6)

$$\omega_n = \sqrt{\frac{K_v I_p}{2\pi N C_{\text{total}}}}$$
(7)

For most design, the PLL locks in quickly and  $0 < \zeta < 1$ , hence it is reasonable to state that the lock-in time is

$$T_{\rm L} \approx \frac{2\pi}{\omega_{\rm p}} \tag{8}$$

The design of the LPF plays an important role to the stability of the loop and the performance of the loop trapping and tracking. SuiTable parameters of the components in the LPF not only reduce pull-in and lock-in time, but also improve the stability of the loop. In order to keep the stability of the loop, the phase margin ( $\varphi$ ) is usually larger than 45°, the maximum phase margin occurs around the crossover frequency, where the open-loop gain is unity. Then the optimal loop bandwidth ( $f_n$ ) is equal to the crossover frequency for maximum phase margin. With the help of the linear model, the simulation of the loop response and the transient response are implemented in the ADS 2005. The optimal loop parameters are listed in Table 1.

Table 1. Loop Parameters of The Frequency Synthesizer

						ee, e,.			
K <sub>v</sub> (MHz/V)	I₂(mA)	f <sub>ref</sub> (MHz)	<i>f</i> <sub>n</sub> (kHz)	<b>φ</b> (°)	C <sub>1</sub> (pF)	$R_2(k\Omega)$	C <sub>2</sub> (pF)	$R_3(k\Omega)$	<i>C</i> ₃(pF)
160	1	4	50	52	87	4.2	1450	2.8	38





Figure 3. Linear Model for The CPLL Type Frequency Synthesizer

Figure 4. Transient Response of VCO Control Voltage

Based on these Loop parameters and (6), (7), the value of damping factor and natural frequency are 0.95 and 50 KHz, respectively. Based on (8), the lock-in time of the system is about 20 us. Figure 4 shows the transient response of the VCO control voltage in closed loop state when the total division ratio of the down scaling circuit is set to 1036. It can be seen that the control voltage of VCO changed very small after 20  $\mu$ s, the PLL should be in the locked-state. The overall behavior of the simulation shows good agreement with the design principle and theoretical analysis.

# 4. Circuit design of Frequency Synthesizer

## 4.1. The design of VCO

Figure 5 shows schematic views of the VCO. This circuit presented in this paper is based on the negative transconductance LC oscillator [5, 6]. The proposed VCO consists of a LC-tank circuit and a negative-conductance cross-coupled differential pair. The differential transistor pairs generate the negative resistances to compensate the losses of the LC-tank. LC-tank circuit consists of the on-chip differential inductor, the on chip MIM capacitors and the MOS varactors. The relative sizes of Mn1 and Mp1 were determined by the DC value of LC-tank which was set about half of voltage supply source. It was found that when Mn1 and Mn2 share the same (minimum) length, the size of Mp1 should be three and four times as large as Mn1 for optimal phase-noise performance [7]. PMOS varactors are used in inversion mode because of the wide capacitor variation that can be obtained with a low variation of source to gate bias voltage.

# 4.2. The design of the down-scaled divider

The first divide-by-4 circuit is the most critical and challenging compare to other building blocks in the frequency synthesizer. First, the divider operates at the highest frequency and it must still functions properly under the process and temperature variation. Furthermore, it must generate quadrature outputs. At last, in our proposed architecture, the output load of the divide-by-4 circuit contains not only the next stage divider and wiring capacitance but also two buffers for up and down mixers. This means the load capacitance will be very large, nearly 200FF in our design.



Figure 5. Circuit Schematic of The VCO



Figure 6. Circuit Schematic of The Latch Voltage

The divide-by-4 circuit consists of two divide-by-2 cascade including two D flip-flops (DFF). An improved D-latch is used to realize the master/slave DFF as shown in Figure 6. It is the source-coupled logic (SCL) with tail current source. Complementary cross-coupled pairs are used in the output part of the latch. The load of the output part is lightened to improve the operating speed. The operating speed of the latch is proportion to the charge/discharge current, and in inverse proportion to signal swing amplitude. We can increase the reference voltage Vref and tail current to improve the operating speed [8].

As shown in Figure 2, the dual-modulus (P/P+1) prescaler is combined with two programmable counters M and A, which are implemented with standard digital cells to realized a programmable divide ratio of PM+A. The implemented circuit of the DMP is shown in Figure 7, which consists of a divider-by-4/5 synchronous counter, a divider-by-2 asynchronous counter and division model control (MC) circuit. When division model control input is high, the prescaler divide ratio is 9, otherwise, the divide ratio is 8. The divider-by-4/5 synchronous counter employs three master-slave SCF D-flip-flops and two OR gates. As shown in Figure 8, a novel D-latch architecture integrated with OR logic gates is presented in this paper, DN and DP are the inputs of the OR gate, Vref is the DC reference voltage produced by the internal bias circuit. The D-latch architecture integrated with OR logic gates not only simplified the design steps, but also reduced the parasitical parameters of the single logic gate to assure the high operating speed of the DMP.



Figure 7. Block Diagram of The Dual-Modulus Divider-by-8/9 Prescaler



Figure 8. D-latch Architecture With OR Input

## 4.3. The design of the PFD and CP

Figure 9 shows the schematic of the phase/frequency detector. The PFD generates differential signals by inverter and transfer gate to drive the CP [9]. This sequential PFD has a monotonic phase error transfer (independent of the duty-cycle). The dead-zone of the PFD can be reduced by inserting inverters into the reset path to increase the reset delay.

The task of the charge pump is to hold proper voltage level to control the oscillator [10]. The charge pump, in general, shows nonideal characteristics when implemented in a circuit and its practical issues need to be considered in the design of the PLLs. One of the issues in the charge pump design is the current mismatch. In this paper the effects of the phase offset caused by the current mismatch are considered and a new charge pump circuit with nearly perfect current matching is proposed. Figure 10 is the circuit diagram of the differential charge pump based on the current steering techniques which consists of feed back circuit and bandgap voltage reference circuit. Differential charge pumps provide good rejection to common mode noise or interference [11]. The feed back circuit increases the output dynamic-range and charge/discharge symmetry. Band-gap voltage reference circuit improves the performance of the charge pump [12].



Figure 9. Block diagram of The Dual-Modulus Divider-by-8/9 Prescale



Figure 10. Circuit Schematic of Charge Pump

### 5. Measurement Results

For demonstration, the presented CPLL type frequency synthesizer has been fabricated in SMIC's 0.18µm CMOS process. According to the ISF theory [13], the phase noise can be significantly reduced if certain symmetry properties exist in the waveform of the oscillation. Thus, the layout of the VCO design must be focused on the full symmetry. The PFD and down scaling divider belong to dynamic logic circuit and are sensitive to the parasitic capacitance of the node. Interconnections of those building blocks and connections between the FETs must be shorten as possibly to reduce the parasitic capacitance. Building blocks of the PFD and down scaling divider are encircled by double guard-rings to minimize substrate noise interference. Furthermore they are designed in the deep n-well to This paper also puts forward some methods, including designing PFD and down scaling divider circuit in the deep n-well separating the analog and digital supply, choosing appropriate filter capacitor and separating the analog and digital ground to reduce the interference between the analog circuit and digital circuit. The size of the chip including the pads is 0.675 mm×0.7 mm. Figure 11 shows a photo of the experimental die. Figure 12 shows a photograph of the test PCB. The PCB is fixed onto the ingot by some screws, and the chip is connected with bonding wires to the microstrips at the centre of the PCB.



Figure 11. Microphotograph of The Frequency Synthesizer



Figure 12. Photograph of The Test PCB

The chip is measured by the Advantest D3186 signal generator, Agilent E4440A spectrum analyzer and Agilent 86100A oscilloscope. Figure 13 shows a plot of the measured phase noise versus offset frequency at 4.154GHz oscillation tested alone. The phase noise at 1 MHz offset is -123.3 dBc/Hz under an independent 1.8V supply. Figure 14 shows the output waveform of the down scaling circuit in closed loop state when the total division ratio of the down scaling circuit is set to 1036. It can be seen that the frequency of the waveform is equal to 4MHz which is the frequency of the reference signal. This has proved the frequency synthesizer is in the locked-state. Figure 15 shows a plot of the measured phase noise versus offset frequency at 4.154GHz oscillation in the locked state. It can be seen that the phase noise in low frequency is caused by the reference source and VCO. The phase noise at 10kHz offset is about -88dBc/Hz. The phase noise of the frequency synthesizer is mainly caused by the VCO noise up-conversion with -30dB/decade decreasing slope, when the offset is large than the loop bandwidth (about 50kHz), but less than several MHz. The phase noise at 1MHz offset is -117.3 dBc/Hz. When the offset is large than several MHz (about 3 MHz), the phase noise of the frequency synthesizer is mainly caused by the VCO noise with -20dB/decade decreasing slope. The measured power consumption of the core circuits is about 24mW under 1.8V supply.



Figure 13. Measured Phase Noise of VCO

Figure 14. Waveform of Down-Scaler in The Locked State



Figure 15. Measured Phase Noise of Frequency Synthesizer in The Locked State

## 6. Conclusion

In this paper, a 4GHz CPPLL frequency synthesizer has been demonstrated in CMOS SMIC 0.18µm technology with 1.8 V supply voltage. Based on the transceiver architecture, the frequency plan of the RF transceiver is planned. Measurement results verified the validity of the design in this paper.

## References

- Yao-Hong Liu, Tsung-Hsien Lin. A Wideband PLL-Based G/FSK Transmitter in 0.18 μm CMOS. IEEE J Solid-State Circuits. 2009; 44(9):2452-2462.
- [2] Jaewook Shin, Hyunchol Shin. A Fast and High-Precision VCO Frequency Calibration Technique for Wideband △ ∑ Fractional-N Frequency Synthesizers. *IEEE Transactions on Circuits and Systems I:* Regular Papers. 2010; 57(7):1573-1582.
- [3] Vavelidis K, Vassiliou I, Georgantas T, etal. A dual-band 5.15–5.35-GHz, 2.4–2.5-GHz 0.18-µm CMOS transceiver for 802.11a/b/g wireless LAN. *IEEE J Solid-State Circuits*. 2004; 39(7):1180-1184.
- [4] M.-S.Hwang, J.Kim, D.-K. Jeong. Reduction of pump current mismatch in charge-pump PLL. Electronics Letters. 2009; 45(3):135-136.
- [5] Hanil Lee, Saeed Mohammadi. A subthreshold low phase noise CMOS LC VCO for ultra low power applications. *IEEE Microwave and Wireless Components Letters*. 2007; 17(11): 796-798.
- [6] Dongmin Park, Seonghwan Cho. A power-optimized CMOS LC VCO with wide tuning range in 0.5-V supply. 2006 IEEE International Symposium on Circuits and Systems. Island of Kos. 2006; 4: 3233-3236.
- [7] Young-Jin Moon, Yong-Seong Roh, Chan-Young Jeong, etal. A 4.39–5.26 GHz LC-Tank CMOS Voltage-Controlled Oscillator With Small VCO-Gain Variation. *IEEE Microwave and Wireless Components Letters*. 2009; 19(8): 524-526.
- [8] Chi Baoyong, Shi Bingxue. A novel CMOS dual-modulus prescaler based on new optimized structure and dynamic circuit technique. *Journal of Semiconductors*. 2002; 23(4): 357-361. (in Chinese)
- [9] Kuo Hsing Cheng, Wei-Bin Yang, Cheng-Ming Ying. A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop. *IEEE Transactions on Circuits* and Systems II: Analog and Digital Signal Processing. 2003; 50(11): 892-896.
- [10] Maciej Frankiewicz, Adam Goda, Andrzej Kos. Design and Tests of CMOS Phase Locked-Loop. 2011 Proceedings of the 18th International Conference on Mixed Design of Integrated Circuits and Systems. Gliwice. 2011; 1: 295-298.
- [11] Y. Chen, P.-I. Mak, Y. Zhou, Self-tracking charge pump for fast-locking PLL. *Electronics Letters*. 2010; 46(11): 755-757.
- [12] Fayomi C J B, Wirth G I, Achigui H F, etal. Sub 1 VCMOS bandgap reference design techniques: a survey. *Analog Integrated Circuit and Signal Processing*. 2010; 62(2):141-157.
- [13] Hajimiri A, Lee T H. A general theory of phase noise electrical oscillators. IEEE J Solid-State Circuits. 1998; 33(2): 179-194.